, Department of Electronics and Tele-Communication,BVCOEW,Pune, India

• International Education and Research Journal (IERJ) Vol. 3 No. 4 (2017): APRIL ISSUE, INTERNATIONAL EDUCATION AND RESEARCH JOURNAL - Articles
  FPGA IMPLEMENTATION OF 8-BIT PARALLEL CYCLIC REDUNDANCY CODE
  Abstract  PDF